

Compal Confidential

Model Name : C4PB1/C5PB1

File Name : TBD

BOM P/N:43

ZZZ  
LA-E591P MB  
DA400DD000  
DA2@

ZZZ1  
LS-D303P FUN/B  
DA40029000  
DAS@

ZZZ2  
LS-D302P USB/B  
DA6001HX000  
DAS@

ZZZ3  
LS-A133P  
DA600101010  
DAS@

ZZZ4  
LS-D301P LID/B  
DA400272000  
DAS@

ZZZ5  
LS-B734P  
DA6001B8010  
DAS@

ZZZ5  
HDMI LOGO  
RC0000003HM  
HDMI@

ZZZ  
LS-B732P  
DA4001YF010  
DAS@

ZZZ  
DAZ PCB  
DAZ11B00100  
DAZ@

UC1  
S IC FJ8067702739738 SR2ZW H0 2.4G ABO!  
CPU\_3860@  
SA0000A3860

UC1  
S IC FJ8067702739738 QLDP H0 2.4G BGA  
CPU\_3820@  
SA0000A3820

UC1  
S IC FJ8067702739739 SR2ZU H0 2.5G ABO!  
CPU\_3760@  
SA0000A3760

UC1  
S IC FJ8067702739739 QLDM H0 2.5G BGA  
CPU\_3720@  
SA0000A3720

UC1  
S IC FJ8066201924931 SR2F0 D1 2.4G ABO!  
CPU\_2T80@  
SA000092T80

UC1  
S IC FJ8067702739741 QLDU H0 2.6G BGA  
CPU\_3L20@  
SA0000A3L20

UC1  
S IC FJ8067702739740 SR2ZV H0 2.7G ABO!  
CPU\_3450@  
SA0000A3450

UC1  
S IC FJ8067702739633 QLYG H0 2.6G BGA  
CPU\_DO10@  
SA0000ADO10

UC1  
S IC FJ8067702739628 QLYF H0 2.8G BGA  
CPU\_DP10@  
SA0000ADP10

Compal Confidential

C4PB1/C5PB1  
M/B Schematics Document


Kabylake U Processor + DDR4 + Nvidia N16X

2016-12-15

Rev:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJ BPO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				C4PB1/C5PB1 LA-E591P	1.0
				Date: Thursday, December 15, 2016	Sheet 1 of 64

**Compal Confidential**



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	C4PBI/C5PBI LA-E591P	1.0
				Date:	Thursday, December 15, 2016	Sheet 2 of 64

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V <sub>BID</sub> min	V <sub>BID</sub> typ	V <sub>BID</sub> max	EC AD3
0	0	0 V	0 V	0.300 V	0x00 - 0x0B
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x0C - 0x1C
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3B
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3C - 0x46
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x47 - 0x54
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64

BOM Structure Table

BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	dGPU	VGA@
Connector	CONN@	ON Board DDR4	X76OBRAM@
EMC requirement	EMC@	N16S-GT	SGT@
EMC requirement depop	@EMC@	Without WiGi Function	NOWG@
EMI requirement	@EMC@/EMI@	HDD Redriver	X76TI@/X76PAR@
Thunderbolt Function	TBT@	GPU CG6 function	VGM@
RF requirement	@RF@/RF@	VRAM BOM Select	X76@
LTE Function	3G@	Single/Dual Rank	SR@/DR@ (DR@ is not been used in this project)
UMA only	UMA@		
VPRO Function	VPRO@/NOVPRO@	PD Function	PD@
VGA EMI Requirement	@VGA_EMI@/VGA_EMI@		
VGA UNPOP	@VGA@		
VGA RF Requirement	@RF@_VGA@		
VGA Power	22@/23E@	CPU Code	QH7Y@
GC6 Function	GC6@/NOGC6@/NGC6		
INTEL CMC	CMC@		
ESPI	ESPI @		

I2C Address Table

BUS	Device	8Bit Read/Write
SOC_SMBCLK_1 +3VS	JDIMM1	A4/A5
SOC_SMBCLK_1 +3VS	Gsensor U26	30/31
SOC_SML0CLK_ +3VS	JNFC1	52/53
SOC_SML0CLK_ +3V_LAN	LAN UL1	C8/C9
SOC_SML1CLK_1 +3VSDGPU_MAIN	UGPU1	9E/9F
SOC_SML1CLK_1 +3VS	Thermal Sensor UU24	98/99
SOC_SML1CLK_1 +3VS	PCH_LP	90/91
EC_SMB_CK1_ +3VLP_EC	PD U5007	70/71
EC_SMB_CK1_ +3VLP_EC	Battery PJP201	16/17
EC_SMB_CK1_ +3VLP_EC	Charger PU301	12/13

43 level BOM table

43 Level	Description	BOM Structure
431A0NBOL01	SMT MB AD301 B4DBG QJFC 2.3G UMA HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/HDMI@/NOVPRO@/PD@/TBT@/UMA@/X76PAR@/X76SAM@/RF@
431A0NBOL02	SMT MB AD301 B4DBG QJ8M 2.4G UMA HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/HDMI@/NOVPRO@/PD@/TBT@/UMA@/X76PAR@/X76SAM@/RF@
431A0NBOL03	SMT MB AD301 B4DBG QJKP 2.3G DIS HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/GC6@/HDMI@/PD@/SGT@/TBT@/VGA@/VGA_EMI@/VPRO@/X76PAR@/X76SAM@/RF@
431A0NBOL04	SMT MB AD301 B4DBG QJKK 2.5G DIS HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/GC6@/HDMI@/PD@/SGT@/TBT@/VGA@/VGA_EMI@/VPRO@/X76PAR@/X76SAM@/RF@

Power State

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	Res	Vbrd	PCB version	Project	Note
EVT	0K	0v	0.1	P6	
PVT	12k	0.345V	0.2		
PreMP	15k	0.430V	1		

Voltage Rails


Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+17.4V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.0VALW_PRIM	+1.0V Always power rail	ON	ON	ON*1
+1.0V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VSDGPU	+1.05VS power rail for GPU	ON	OFF	OFF
+1.5VSDGPU	+1.5VS power rail for GPU	ON	OFF	OFF
+3VSDGPU_AON	+3VS power rail for GPU(AON rails)	ON	OFF	OFF
+3VSDGPU_MAIN	+3VS power rail for GPU GC62.0	ON	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON	OFF	OFF
+2.5V	DDR4 +2.5V Power Rail	ON	ON	OFF

Note : ON\*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.


Vinafix



### C4PB1/C5PB1 Power on sequence



### C4PB1/C5PB1 Power OFF sequence




### C4PB1/C5PB1 S3 sequence



# Functional Strap Definitions







#543016 PDG0.9 P.775

DDPB\_CTRLDATA/ GPP\_E19 (Internal Pull Down):  
DDPC\_CTRLDATA/ GPP\_E21 (Internal Pull Down):  
DDPD\_CTRLDATA/ GPP\_E23 (Internal Pull Down):  
(Sampled: Rising edge of PCH\_PWROK)  
Display Port B/C/D Detected  
0 =Port is not detected.  
1 =Port is detected.






#543016 PDG0.9 P.186  
Trace width=20 mils, Spacing=25mil, Max length=100mils.  
AR HDMI D040

#543016 PDG0.9 P.753  
PH 1K to VCCSTG  
CPU over 130 degree will output low force S0-S55










# Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	SKL-U(2/12)DDR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT SHALL NOT BE TRANSFERRED FOR THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	CAPBI/CSPI LA-E591P
				Rev	1.0
				Date	Thursday, December 15, 2016
				Sheet	7 of 64



SPI ROM Setting	Bom Option
8M + 2M (Standard Demand)	Single SPI = 2M_SINGLE@(UC2) Dual SPI = 8M_DUAL@
8M + 4M(If Support ISH)	Single = 4M_SINGLE@(UC2) Dual SPI = 8M_DUAL@
8M + 8M(If Support ISH+VPRO)	Single = 8M_SINGLE@(UC2) Dual SPI = 8M_DUAL@
16M	Single = 16M_SINGLE@ (UC2)




11.7.3 Intel HD Audio link capabilities

- Two SDI signals to support two external codecs.
- Drives variable frequency (6 MHz to 24 MHz) BCLK to support:
  - SDO double pumped up to 48 Mb/s
  - SDI's single pumped up to 24 Mb/s
- Provides cadence for 44.1 kHz-based sample rate output.
- Supports 1.5V, 1.8V and 3.3V modes.

Functional Strap Definitions

SPKR / GPP\_B14 (Internal Pull Down):  
(Sampled:Rising edge of PCH\_PWROK)




TOP Swap Override  
0 = Disable TOP Swap mode.----> AAX05 Use  
1 = Enable TOP Swap Mode.




62.3.38 RCOMP Checklist

Table 62-48. RCOMP Checklist


Component	Value	✓
NOA_RCOMP	49.9 ohm +/- 1% pull down termination to GND	
PEG_COMP	24.9ohm +/- 1% pull down termination to GND	
SD_RCOMP	200ohms termination to GND.	
EHMC_RCOMP	200ohms termination to GND.	
PCIE_RCOMP/N	100 ohm +/- 1%. Differential between RCOMP/RCOMP	
USB2_COMP	113 Ohm +/- 1% differential termination to GND; DC resistance <0.5ohm.	
SD_RCOMP	200ohms termination to GND.	
EHMC_RCOMP	200ohms termination to GND.	
PCH_POPIRCOMP	DC resistance <0.2ohm. 49.9 ohm termination resistor to GND.	
PCIE_RCOMP/N	100 ohm +/- 1%. Differential between RCOMP/RCOMP	
CSI2_COMP	100 ohm +/- 1% termination resistor to GND; DC resistance <0.5ohm.	
USB2_COMP	113 Ohm +/- 1% differential termination to GND; DC resistance <0.5ohm.	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/07/29	Deciphered Date	2016/07/29	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Title		SKL-U(5/12)CLK,GPIO			
Size		Document Number			
Custom		CAPB1/CSPB1 LA-E591P			
Date:		Thursday, December 15, 2016		Sheet 10 of 64	
		Rev 1.0			

The sensors are connected to ISH through ISH I2C interface and ISH GPIO. Sensors can be connected to ISH\_I2C0 or ISH\_I2C1, but not to ISH\_I2C2 as it is used for other function.



## Functional Strap Definitions

**SPKR / GPP\_B14 (Internal Pull Down):**  
(Sampled: Rising edge of PCH\_PWROK)

**TOP Swap Override**  
 \* 0 = Disable TOP Swap mode. --> AAX05 Use  
 1 = Enable TOP Swap Mode.

**GPIO\_MOSI / GPP\_B18 (Internal Pull Down):**  
(Rising edge of PCH\_PWROK)  
No Reboot

\* 0 = Disable No Reboot mode. --> AAX05 Use  
 1 = Enable No Reboot mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

**GPIO\_MOSI / GPP\_B22 (Internal Pull Down):**  
(Rising edge of PCH\_PWROK)

**Boot BIOS Strap Bit**  
 \* 0 = SPI Mode --> AAX05 Use  
 1 = LPC Mode

**SMBALERT# / GPP\_C5 (Internal Pull Down):**  
(Sampled: Rising edge of RSMRST#)

**eSPI or LPC**  
 \* 0 = LPC is selected for EC --> For KB9022/9032 Use  
 1 = eSPI is selected for EC --> For KB9032 Only.

**SMBALERT# / GPP\_C2 (Internal Pull Down):**  
(Sampled: Rising edge of RSMRST#)

**TLS Confidentiality**  
 \* 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).  
 1 = Enable Intel ME Crypto (TLS) (with confidentiality).  
 Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.


**HDA\_SDO/I2S\_TXD0 (Internal Pull Down):**  
(Sampled: Rising edge of PCH\_PWROK)  
Flash Descriptor Security Override  
 0 = Enable security measures defined in the Flash Descriptor.  
 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.

Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
*B4DBU+VPRO	0	0
B4DBU+NVPOR	0	1
Reserved	1	0
Reserved	1	1

**DDPB\_CTRLDATA / GPP\_E19 (Internal Pull Down):**  
**DDPC\_CTRLDATA / GPP\_E21 (Internal Pull Down):**  
**DDPD\_CTRLDATA / GPP\_E23 (Internal Pull Down):**  
 (Sampled: Rising edge of PCH\_PWROK)  
 Display Port B/C/D Detected  
 0 = Port D is not detected.  
 1 = Port D is detected.

## I2C/ISH Port(From PDG 0.9)

Figure 64-1. Embedded Location - Host and ISH Connectivity



DGPU

GLAN

NGFF WLAN+BT (Key E)

HDD

Wigig


Thunderbolt

#543016 P.239 PCIE RCOMP/PCIE\_RCOMP  
BO=4 W=12 S=12 R=100ohm

CR

SSD

### High Speed I/O (HSIO) Lane Multiplexing in SKL-U



Acer HSIQ define  
3.3 Intel SKYLAKE one chip.

Intel	Acer 2015	BABU/MIOBB
Lane1: USB3 Port0	USB 3.0/USB	IO/B
Lane2: USB3 Port0	USB 3.0/USB	MB
Lane3: USB3 Port0	USB 3.0/USB	DOCKING
Lane4: USB3 Port0	USB 3.0/USB	IO/B
Lane5: USB3 Port0 (Premium)	USB 3.0/USB	DOCKING
Lane6: USB3 Port0 (Premium)	USB 3.0/USB	DOCKING
Lane7: USB3 Port0 (Premium)	USB 3.0/USB	DOCKING
Lane8: USB3 Port0 (Premium)	USB 3.0/USB	DOCKING
Lane9: USB3 Port0 (Premium)	USB 3.0/USB	DOCKING
Lane10: SATA0 (Base/Premium)	SATA	DOCKING
Lane11: SATA0 (Base/Premium)	SATA	DOCKING
Lane12: SATA0 (Base/Premium)	SATA	DOCKING
Lane13: SATA0 (Base/Premium)	SATA	DOCKING
Lane14: SATA0 (Base/Premium)	SATA	DOCKING
Lane15: SATA0 (Base/Premium)	SATA	DOCKING
Lane16: SATA0 (Base/Premium)	SATA	DOCKING
USB20: USB2 Port0	USB 2.0/USB	DOCKING
USB21: USB2 Port0	USB 2.0/USB	DOCKING
USB22: USB2 Port0	USB 2.0/USB	DOCKING
USB23: USB2 Port0	USB 2.0/USB	DOCKING
USB24: USB2 Port0	USB 2.0/USB	DOCKING
USB25: USB2 Port0	USB 2.0/USB	DOCKING
USB26: USB2 Port0	USB 2.0/USB	DOCKING
USB27: USB2 Port0	USB 2.0/USB	DOCKING
USB28: USB2 Port0	USB 2.0/USB	DOCKING
USB29: USB2 Port0	USB 2.0/USB	DOCKING
USB30: USB2 Port0	USB 2.0/USB	DOCKING
USB31: USB2 Port0	USB 2.0/USB	DOCKING
USB32: USB2 Port0	USB 2.0/USB	DOCKING
USB33: USB2 Port0	USB 2.0/USB	DOCKING
USB34: USB2 Port0	USB 2.0/USB	DOCKING
USB35: USB2 Port0	USB 2.0/USB	DOCKING
USB36: USB2 Port0	USB 2.0/USB	DOCKING
USB37: USB2 Port0	USB 2.0/USB	DOCKING
USB38: USB2 Port0	USB 2.0/USB	DOCKING
USB39: USB2 Port0	USB 2.0/USB	DOCKING
USB40: USB2 Port0	USB 2.0/USB	DOCKING
USB41: USB2 Port0	USB 2.0/USB	DOCKING
USB42: USB2 Port0	USB 2.0/USB	DOCKING
USB43: USB2 Port0	USB 2.0/USB	DOCKING
USB44: USB2 Port0	USB 2.0/USB	DOCKING
USB45: USB2 Port0	USB 2.0/USB	DOCKING
USB46: USB2 Port0	USB 2.0/USB	DOCKING
USB47: USB2 Port0	USB 2.0/USB	DOCKING
USB48: USB2 Port0	USB 2.0/USB	DOCKING
USB49: USB2 Port0	USB 2.0/USB	DOCKING
USB50: USB2 Port0	USB 2.0/USB	DOCKING
USB51: USB2 Port0	USB 2.0/USB	DOCKING
USB52: USB2 Port0	USB 2.0/USB	DOCKING
USB53: USB2 Port0	USB 2.0/USB	DOCKING
USB54: USB2 Port0	USB 2.0/USB	DOCKING
USB55: USB2 Port0	USB 2.0/USB	DOCKING
USB56: USB2 Port0	USB 2.0/USB	DOCKING
USB57: USB2 Port0	USB 2.0/USB	DOCKING
USB58: USB2 Port0	USB 2.0/USB	DOCKING
USB59: USB2 Port0	USB 2.0/USB	DOCKING
USB60: USB2 Port0	USB 2.0/USB	DOCKING
USB61: USB2 Port0	USB 2.0/USB	DOCKING
USB62: USB2 Port0	USB 2.0/USB	DOCKING
USB63: USB2 Port0	USB 2.0/USB	DOCKING
USB64: USB2 Port0	USB 2.0/USB	DOCKING
USB65: USB2 Port0	USB 2.0/USB	DOCKING
USB66: USB2 Port0	USB 2.0/USB	DOCKING
USB67: USB2 Port0	USB 2.0/USB	DOCKING
USB68: USB2 Port0	USB 2.0/USB	DOCKING
USB69: USB2 Port0	USB 2.0/USB	DOCKING
USB70: USB2 Port0	USB 2.0/USB	DOCKING
USB71: USB2 Port0	USB 2.0/USB	DOCKING
USB72: USB2 Port0	USB 2.0/USB	DOCKING
USB73: USB2 Port0	USB 2.0/USB	DOCKING
USB74: USB2 Port0	USB 2.0/USB	DOCKING
USB75: USB2 Port0	USB 2.0/USB	DOCKING
USB76: USB2 Port0	USB 2.0/USB	DOCKING
USB77: USB2 Port0	USB 2.0/USB	DOCKING
USB78: USB2 Port0	USB 2.0/USB	DOCKING
USB79: USB2 Port0	USB 2.0/USB	DOCKING
USB80: USB2 Port0	USB 2.0/USB	DOCKING
USB81: USB2 Port0	USB 2.0/USB	DOCKING
USB82: USB2 Port0	USB 2.0/USB	DOCKING
USB83: USB2 Port0	USB 2.0/USB	DOCKING
USB84: USB2 Port0	USB 2.0/USB	DOCKING
USB85: USB2 Port0	USB 2.0/USB	DOCKING
USB86: USB2 Port0	USB 2.0/USB	DOCKING
USB87: USB2 Port0	USB 2.0/USB	DOCKING
USB88: USB2 Port0	USB 2.0/USB	DOCKING
USB89: USB2 Port0	USB 2.0/USB	DOCKING
USB90: USB2 Port0	USB 2.0/USB	DOCKING
USB91: USB2 Port0	USB 2.0/USB	DOCKING
USB92: USB2 Port0	USB 2.0/USB	DOCKING
USB93: USB2 Port0	USB 2.0/USB	DOCKING
USB94: USB2 Port0	USB 2.0/USB	DOCKING
USB95: USB2 Port0	USB 2.0/USB	DOCKING
USB96: USB2 Port0	USB 2.0/USB	DOCKING
USB97: USB2 Port0	USB 2.0/USB	DOCKING
USB98: USB2 Port0	USB 2.0/USB	DOCKING
USB99: USB2 Port0	USB 2.0/USB	DOCKING
USB100: USB2 Port0	USB 2.0/USB	DOCKING
USB101: USB2 Port0	USB 2.0/USB	DOCKING
USB102: USB2 Port0	USB 2.0/USB	DOCKING
USB103: USB2 Port0	USB 2.0/USB	DOCKING
USB104: USB2 Port0	USB 2.0/USB	DOCKING
USB105: USB2 Port0	USB 2.0/USB	DOCKING
USB106: USB2 Port0	USB 2.0/USB	DOCKING
USB107: USB2 Port0	USB 2.0/USB	DOCKING
USB108: USB2 Port0	USB 2.0/USB	DOCKING
USB109: USB2 Port0	USB 2.0/USB	DOCKING
USB110: USB2 Port0	USB 2.0/USB	DOCKING
USB111: USB2 Port0	USB 2.0/USB	DOCKING
USB112: USB2 Port0	USB 2.0/USB	DOCKING
USB113: USB2 Port0	USB 2.0/USB	DOCKING
USB114: USB2 Port0	USB 2.0/USB	DOCKING
USB115: USB2 Port0	USB 2.0/USB	DOCKING
USB116: USB2 Port0	USB 2.0/USB	DOCKING
USB117: USB2 Port0	USB 2.0/USB	DOCKING
USB118: USB2 Port0	USB 2.0/USB	DOCKING
USB119: USB2 Port0	USB 2.0/USB	DOCKING
USB120: USB2 Port0	USB 2.0/USB	DOCKING
USB121: USB2 Port0	USB 2.0/USB	DOCKING
USB122: USB2 Port0	USB 2.0/USB	DOCKING
USB123: USB2 Port0	USB 2.0/USB	DOCKING
USB124: USB2 Port0	USB 2.0/USB	DOCKING
USB125: USB2 Port0	USB 2.0/USB	DOCKING
USB126: USB2 Port0	USB 2.0/USB	DOCKING
USB127: USB2 Port0	USB 2.0/USB	DOCKING
USB128: USB2 Port0	USB 2.0/USB	DOCKING
USB129: USB2 Port0	USB 2.0/USB	DOCKING
USB130: USB2 Port0	USB 2.0/USB	DOCKING
USB131: USB2 Port0	USB 2.0/USB	DOCKING
USB132: USB2 Port0	USB 2.0/USB	DOCKING
USB133: USB2 Port0	USB 2.0/USB	DOCKING
USB134: USB2 Port0	USB 2.0/USB	DOCKING
USB135: USB2 Port0	USB 2.0/USB	DOCKING
USB136: USB2 Port0	USB 2.0/USB	DOCKING
USB137: USB2 Port0	USB 2.0/USB	DOCKING
USB138: USB2 Port0	USB 2.0/USB	DOCKING
USB139: USB2 Port0	USB 2.0/USB	DOCKING
USB140: USB2 Port0	USB 2.0/USB	DOCKING
USB141: USB2 Port0	USB 2.0/USB	DOCKING
USB142: USB2 Port0	USB 2.0/USB	DOCKING
USB143: USB2 Port0	USB 2.0/USB	DOCKING
USB144: USB2 Port0	USB 2.0/USB	DOCKING
USB145: USB2 Port0	USB 2.0/USB	DOCKING
USB146: USB2 Port0	USB 2.0/USB	DOCKING
USB147: USB2 Port0	USB 2.0/USB	DOCKING
USB148: USB2 Port0	USB 2.0/USB	DOCKING
USB149: USB2 Port0	USB 2.0/USB	DOCKING
USB150: USB2 Port0	USB 2.0/USB	DOCKING
USB151: USB2 Port0	USB 2.0/USB	DOCKING
USB152: USB2 Port0	USB 2.0/USB	DOCKING
USB153: USB2 Port0	USB 2.0/USB	DOCKING
USB154: USB2 Port0	USB 2.0/USB	DOCKING
USB155: USB2 Port0	USB 2.0/USB	DOCKING
USB156: USB2 Port0	USB 2.0/USB	DOCKING
USB157: USB2 Port0	USB 2.0/USB	DOCKING
USB158: USB2 Port0	USB 2.0/USB	DOCKING
USB159: USB2 Port0	USB 2.0/USB	DOCKING
USB160: USB2 Port0	USB 2.0/USB	DOCKING
USB161: USB2 Port0	USB 2.0/USB	DOCKING
USB162: USB2 Port0	USB 2.0/USB	DOCKING
USB163: USB2 Port0	USB 2.0/USB	DOCKING
USB164: USB2 Port0	USB 2.0/USB	DOCKING
USB165: USB2 Port0	USB 2.0/USB	DOCKING
USB166: USB2 Port0	USB 2.0/USB	DOCKING
USB167: USB2 Port0	USB 2.0/USB	DOCKING
USB168: USB2 Port0	USB 2.0/USB	DOCKING
USB169: USB2 Port0	USB 2.0/USB	DOCKING
USB170: USB2 Port0	USB 2.0/USB	DOCKING
USB171: USB2 Port0	USB 2.0/USB	DOCKING
USB172: USB2 Port0	USB 2.0/USB	DOCKING
USB173: USB2 Port0	USB 2.0/USB	DOCKING
USB174: USB2 Port0	USB 2.0/USB	DOCKING
USB175: USB2 Port0	USB 2.0/USB	DOCKING
USB176: USB2 Port0	USB 2.0/USB	DOCKING
USB177: USB2 Port0	USB 2.0/USB	DOCKING
USB178: USB2 Port0	USB 2.0/USB	DOCKING
USB179: USB2 Port0	USB 2.0/USB	DOCKING
USB180: USB2 Port0	USB 2.0/USB	DOCKING
USB181: USB2 Port0	USB 2.0/USB	DOCKING
USB182: USB2 Port0	USB 2.0/USB	DOCKING
USB183: USB2 Port0	USB 2.0/USB	DOCKING
USB184: USB2 Port0	USB 2.0/USB	DOCKING
USB185: USB2 Port0	USB 2.0/USB	DOCKING
USB186: USB2 Port0	USB 2.0/USB	DOCKING
USB187: USB2 Port0	USB 2.0/USB	DOCKING
USB188: USB2 Port0	USB 2.0/USB	DOCKING
USB189: USB2 Port0	USB 2.0/USB	DOCKING
USB190: USB2 Port0	USB 2.0/USB	DOCKING
USB191: USB2 Port0	USB 2.0/USB	DOCKING
USB192: USB2 Port0	USB 2.0/USB	DOCKING
USB193: USB2 Port0	USB 2.0/USB	DOCKING
USB194: USB2 Port0	USB 2.0/USB	DOCKING
USB195: USB2 Port0	USB 2.0/USB	DOCKING
USB196: USB2 Port0	USB 2.0/USB	DOCKING
USB197: USB2 Port0	USB 2.0/USB	DOCKING
USB198: USB2 Port0	USB 2.0/USB	DOCKING
USB199: USB2 Port0	USB 2.0/USB	DOCKING
USB200: USB2 Port0	USB 2.0/USB	DOCKING
USB201: USB2 Port0	USB 2.0/USB	DOCKING
USB202: USB2 Port0	USB 2.0/USB	DOCKING
USB203: USB2 Port0	USB 2.0/USB	DOCKING
USB204: USB2 Port0	USB 2.0/USB	DOCKING
USB205: USB2 Port0	USB 2.0/USB	DOCKING
USB206: USB2 Port0	USB 2.0/USB	DOCKING
USB207: USB2 Port0	USB 2.0/USB	DOCKING
USB208: USB2 Port0	USB 2.0/USB	DOCKING
USB209: USB2 Port0	USB 2.0/USB	DOCKING
USB210: USB2 Port0	USB 2.0/USB	DOCKING
USB211: USB2 Port0	USB 2.0/USB	DOCKING
USB212: USB2 Port0	USB 2.0/USB	DOCKING
USB213: USB2 Port0	USB 2.0/USB	DOCKING
USB214: USB2 Port0	USB 2.0/USB	DOCKING
USB215: USB2 Port0	USB 2.0/USB	DOCKING
USB216: USB2 Port0	USB 2.0/USB	DOCKING
USB217: USB2 Port0	USB 2.0/USB	DOCKING
USB218: USB2 Port0	USB 2.0/USB	DOCKING
USB219: USB2 Port0	USB 2.0/USB	DOCKING
USB220: USB2 Port0	USB 2.0/USB	DOCKING
USB221: USB2 Port0	USB 2.0/USB	DOCKING
USB222: USB2 Port0	USB 2.0/USB	DOCKING
USB223: USB2 Port0	USB 2.0/USB	DOCKING
USB224: USB2 Port0	USB 2.0/USB	DOCKING
USB225: USB2 Port0	USB 2.0/USB	DOCKING
USB226: USB2 Port0	USB 2.0/USB	DOCKING
USB227: USB2 Port0	USB 2.0/USB	DOCKING
USB228: USB2 Port0	USB 2.0/USB	DOCKING
USB229: USB2 Port0	USB 2.0/USB	DOCKING
USB230: USB2 Port0	USB 2.0/USB	DOCKING
USB231: USB2 Port0	USB 2.0/USB	DOCKING
USB232: USB2 Port0	USB 2.0/USB	DOCKING
USB233: USB2 Port0	USB 2.0/USB	DOCKING
USB234: USB2 Port0	USB 2.0/USB	DOCKING
USB235: USB2 Port0	USB 2.0/USB	DOCKING
USB236: USB2 Port0	USB 2.0/USB	DOCKING
USB237: USB2 Port0	USB 2.0/USB	DOCKING
USB238: USB2 Port0	USB 2.0/USB	DOCKING
USB239: USB2 Port0	USB 2.0/USB	DOCKING
USB240: USB2 Port0	USB 2.0/USB	DOCKING
USB241: USB2 Port0	USB 2.0/USB	DOCKING
USB242: USB2 Port0	USB 2.0/USB	DOCKING
USB243: USB2 Port0	USB 2.0/USB	DOCKING
USB244: USB2 Port0	USB 2.0/USB	DOCKING
USB245: USB2 Port0	USB 2.0/USB	DOCKING
USB246: USB2 Port0	USB 2.0/USB	DOCKING
USB247: USB2 Port0	USB 2.0/USB	DOCKING
USB248: USB2 Port0	USB 2.0/USB	DOCKING
USB249: USB2 Port0	USB 2.0/USB	DOCKING
USB250: USB2 Port0	USB 2.0/USB	DOCKING
USB251: USB2 Port0	USB 2.0/USB	DOCKING
USB252: USB2 Port0	USB 2.0/USB	DOCKING
USB253: USB2 Port0	USB 2.0/USB	DOCKING
USB254: USB2 Port0	USB 2.0/USB	DOCKING
USB255: USB2 Port0	USB 2.0/USB	DOCKING

Security Classification

Compal Secret Data

Issued Date

2016/07/29

Deciphered Date

2016/07/29

Compal Electronics, Inc.

SKL-U(7/12)PCIE,USB,SATA

Document Number  
CAPB1/CSPB1 LA-E591P

Date: Thursday, December 15, 2016 Sheet 12 of 64

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SKL-U\_BGA1356

8 OF 20

GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1,2,4
USB_OC1#	NA
USB_OC2#	NA
USB_OC3#	NA
DEVSLP0	NA
DEVSLP1	SSD
DEVSLP2	NA
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	NA

DEVSLP[2:0] Implementation



DEVSLP is a host-controlled hardware signal which enables a SATA host and device to enter an ultra-low interface power state, including the possibility to completely power down host and device PHYs.  
The processor provides three SATA DEVSLP signals, DEVSLP[2:0] for SKL-U.  
• When high, DEVSLP requests the SATA device to enter the DEVSLP power state.  
• When low, DEVSLP requests the SATA device to exit from the DEVSLP power state and transition to active state.

SATA General Purpose (SATAGP[2:0]) Signals






• The processor provides three SATA general purpose input signals, SATAGP[2:0] for SKL-U. These signals can be configured as interlock switch inputs corresponding to a given SATA port.  
• When used as an interlock switch status indication, this signal should be driven to 0 to indicate that the switch is closed and to a 1 to indicate that the switch is open.  
• If mechanical presence switches will not be used on the platform, SATAGP[2:0] signals can be configured as GPP\_E[2:0] GPIOs signals.



# +1.0VALW\_PRIM TO +1.0V\_VCCSTU / +1.0VCCST




## +1.0VALW\_PRIM TO +1.0VS\_VCCSTG



543016\_SKL\_PDG 1\_0  
+VCCIO : 2x10uF 0402 (Placeholder)  
4x 1uF 0201 (Placeholder)  
4x 1uF 0402

543016\_SKL\_PDG 1\_0  
+1.35V\_VDDQ\_CPU : 2x 10uF 0402 (Placeholder)  
4x 1uF 0201 (Placeholder)  
4x 10uF 0402  
3x 22uF 0603

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2016/07/29		Deciphered Date		2016/07/29		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SKL-U(8/12)Power				
						Size	Document Number		Rev 1.0	
						Custom	C4PB1/C5PB1 LA-E591P			
						Date:		Thursday, December 15, 2016		Sheet





# #544924 Skylake EDS P.125

7.2.1.6 VCC<sub>OPC</sub> DC Specifications  
VCC<sub>OPC</sub> is fixed OPC VR output voltage of 1V, the processor can drive VR to 1.0V (low Power Mode) which uses VR output to DV using ZVRR signal as shown below:


Table 7-5. VCC <sub>OPC</sub> Voltage levels			
ZVRR state	VCC <sub>OPC</sub>	VR	Unit
1	1	1	V
1	1	1	V

VCC <sub>OPC</sub> Voltage levels (separate VR)			
ZVRR state	VR state	VCC <sub>OPC</sub>	Unit
0	0	0	V
1	0	0.8	V
1	1	1.0	V


Notes:  
1. Processor VR doesn't support input signal.

#544924 Skylake EDS P.125  
VCCOPC 1V 2.8A  
VCC\_OPC\_1P8 1.8V 50mA  
VCCEOPIO 0V, 0.8V, 1V 2.9A

For CPU2+3e SKU



## SVID ALERT



## SVID DATA




Table 2-1. Package Sensing Recommendations			
Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
Vcc_SENSE / Vss_SENSE	100k	50Ω	<25 mils
Vccgt_SENSE / Vssgt_SENSE			
Vccgtx_SENSE / Vssgtx_SENSE			
Vccop_SENSE / Vssop_SENSE			
Vccio_SENSE / Vssio_SENSE(1)			

Notes: [1] Does not apply when rails are merged.

To minimize any stray noise pickup to the Vcc\_SENSE/Vss\_SENSE lines

- Sense traces should be referenced to a solid ground plane
- Avoid crossing over plane splits
- Maintain a 25-mil separation distance away from any other dynamic signals

543016 PDG0.9 P.189 Need check

Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W5 [inches]	W52 [inches]	R <sub>P1</sub> [Ω]	R <sub>P2</sub> [Ω]	R <sub>S</sub> [Ω]	R <sub>S2</sub> [Ω]	VCC ST [V]
VIDSOUT							Empty	45	0	50	1.0
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	
VIDALER T#							56	Empty	220	0	

Processor Power Rails

Power Rail	Description	Control
Vcc	Processor IA Cores Power Rail	SVID
VccGT	Processor Graphics Power Rails	SVID
VccGtx	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
VccSA	System Agent Power Rail	SVID/Fixed (SKU dependent)
VccIO	IO Power Rail	Fixed
VccGT	Sustain Power Rail	Fixed
VccPLL	Processor PLLs power rail	Fixed
VccIQ	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
VccOPC	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VccOPC_1P8	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VccEOPIO	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed







Figure 46-18.SKL-U/Y Rail-to-Rail Sequencing Requirement for Non-Deep Sx Configured System



# CFG Signals (For Strap & XDP)



#544924 Skylake EDS 0.75 P.117  
• RSVD - these signals should not be connected  
• RSVD\_TP - these signals should be routed to a test point  
• RSVD\_NCTF - these signals are non-critical to function and may be left un-connected




For 2+3e Solution

PM\_ZVM#  
Zero Voltage Mode: Control Signal to OPC VR, when low OPC VR output is 0V.

PM\_MSM#  
Minimum Speed Mode: Control signal to VccEOPIO VR (connected only in 2 VR solution for OPC).



PROC\_SELECT#  
Processor Select: This pin is for compatibility with future platforms. It should NC with Skylake

Follow 544669\_SKL\_U\_DDR3L\_RVP7\_schematic\_rev1.0






Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port  0 : Enabled; An external Display Port device is connected to the Embedded Display Port


Security Classification			Compal Secret Data		Title	
Issued Date		2016/07/29	Deciphered Date		2016/07/29	SKL-U(12/12)RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		C4PB1/C5PB1 LA-E591P		Rev 1.0
Date:		Thursday, December 15, 2016		Sheet 17 of 64		







The diagram illustrates a 4-bit bus system with two main buses: a VDDQ bus and a VDD bus. Each bus consists of four data lines (DQ0, DQ1, DQ2, DQ3) and a common return line. The VDDQ bus is connected to a +1.2V VDDQ supply, and the VDD bus is connected to a +1.2V VDD supply. The diagram shows the connection points for the DIMM modules, with labels for the bus lines and the supply voltages. The text '4 as near side of the DIMM close to VDD pins' indicates the location of the bus lines relative to the DIMM modules.



Security Classification	Compul Secret Data		Title	
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Compul Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION SHALL NOT BE TRANSMITTED OR DISCLOSED OUTSIDE OF THE COMPANY THAT ORIGINATED THE DRAWING OR REPAIRED EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. WITHIN THIS SHEET NO THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			DDR4 DIMM	
Size	Occurrence Number	Rev		
Custodian	CPB1/CP5B1 LA-E591P	1.0		
Date	Thursday, October 13, 2016	Sheet	18	of 64





<7,19> DOR\_A\_MA0..16








## VRAM Interface



**NV 15x DG-06803-V03**

GPU Package	Rail	Capacitor Type		Footprint	Population	Location
GB2B-64	FBX_PLL_AVDD and FB_DLL_AVDD Combined	0.1 $\mu$ F	X7R	0402	2	Under GPU
		22 $\mu$ F	X5R	0805	1	Near GPU
		Bead Type				
		30 $\Omega$ (ESR=0.010 $\Omega$ )		0603	1	Near GPU

SM010019400 3000ma 33ohm@100mhz DCR 0.05



change to 1.35VSDGPU





Table 6-8. Memory ODTx, CKEx, and RST Termination

DDR3 Command Bit	Default Pull-Down
ODTx	10 kΩ
CKEx	10 kΩ
RST	10 kΩ
CS*	No Termination



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	N16X VRAM 2/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	C4PB1/C5PB1 LA-E591P	1.
				Date:	Thursday December 15, 2016	1/Sheet 22 of 64



GPU Package Type	Capacitor Type	Footprint	Population	Location		
GB2B-64 DDR3	0.1 $\mu$ F	X7R	0402	2	2	Under GPU
	1 $\mu$ F	X7R	0603	2	2	Under GPU
	4.7 $\mu$ F	X6S	0603	2	2	Under GPU
	10 $\mu$ F	X5R	0805	1	1	Hear GPU
	22 $\mu$ F	X5R	0805	1	1	Hear GPU

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 $\mu$ F X6S	0402	1	Under GPU
	4.7 $\mu$ F X6S	0603	1	Near GPU
	10 $\mu$ F X5R	0805	1	Midway between GPU and Power Supply
	22 $\mu$ F X5R	0805	1	Midway between GPU and Power Supply



GPU Package	Rail	Capacitor Type		Footprint		Population	Location
GB2B-64 GB4B-128 GB3-256	3V3_MAIN	0.1 $\mu$ F	X6S	0402	2	2	Under GPU
		1 $\mu$ F	X5R	0603	1	1	Near GPU
		4.7 $\mu$ F	X5R	0603	1	1	Heat GPU
GB2B-64 GB4B-128 GB3-256	3V3_AON	0.1 $\mu$ F	X6S	0402	1	1	Under GPU
		1 $\mu$ F	X5R	0603	1	1	Near GPU
		4.7 $\mu$ F	X5R	0603	1	1	Near GPU

Capacitor Type		Footprint	Population	Location
0.1 $\mu$ F	X5R	0402	1	Near GPU
4.7 $\mu$ F	X5R	0603	2	Near GPU



Capacitor Type		Footprint	Population	Location
0.1 $\mu$ F	X6S	0402	1	Under GPU
1.0 $\mu$ F	X5R	0603	1	Near GPU
4.7 $\mu$ F	X5R	0805	1	Near GPU



VRAM DDR3 chips



LOW BIT





Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination


Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type		Population		Location
		FBVDDQ	FBVDD	
FBVDD/Q Combined				
0.1 µF	X7R	0402	2	Under DRAM
1.0 µF	X7R	0603	4	Under DRAM
10 µF	X5R	0805	0	Close to DRAM







VRAM DDR3 chips





HIGH BIT








Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

LOW HIGH


Command Bit	Default Pull-down
ODTx	10k
CKEx	10k
RST	10k
CS*	No Termination




# LCD POWER CIRCUIT



# LED PANEL Conn.





# Camera



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP Connector				
				Size Custom	Document Number		Rev 1.0	
				C4PB1/C5PB1 LA-E591P				
Date:				Thursday, December 15, 2016		Sheet 28 of 64		



			POL_SDA
		0	1
POL_SCL	0	X	EP
	1	*ROM	EEPROM

ROM: Internal ROM  
EP: Programmed external EC  
EEPROM: External ROM









Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Realtek RTD2168		
				Size		
				Document Number	Rev	
				C4PB1/C5PB1 LA-E591P		
				Date:	Thursday, December 15, 2016	Sheet

# CRT conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	CRT CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date	Thursday, December 15, 2016
				Sheet	30 of 64
				Rev	1.0







```

L: Port1 is selected or with higher priority
   (default)
H: Port2 is selected or with higher priority




```




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>P32-DP MUX</b> Size Document Number <b>C4PB1/C5PB1 LA-E591P</b>	
			Revision 1016 51 of 84	Rev 1.0



the original BOM structure of R630, R631, R633, R665, R667, R668, R669, R671 is EMI@ , @ is for short pad only




### HDMI connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/07/29		Deciphered Date		2016/07/29		Title	
								HDMI CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						C4PB1/C5PB1 LA-E591P		1.0	
						Date: Thursday, December 15, 2016		Sheet 32 of 64	



## HDD Board Conn




## APS G-Sensor



LIS3DH  
SA0 ->0, Address is 0011 000 (0x30h)  
SA0 ->1, Address is 0011 001 (0x32h)


Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	HDD & G-Sensor			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev			
				C4PB1/C5PB1 LA-E591P				
				Date: Friday, December 16, 2016				
				Sheet 33 of 64				






NOTE: LANWAKE N must be connected to PCH's LAN\_WAKE# pin.

NOTE: LAN\_DISABLE N must be connected to PCH's GPIO12/LAN\_PHY\_PWR\_CTRL pin





Connect RBIAS through a 3.01 kΩ 1% pull-down resistor to ground and then place it no more than one half inch (0.5") away from the PHY.




NOTE: Default SMBus Address is 0xC8

#### SMBUS PULL-UP OPTIONS

SMBUS SPEED	RL15 & RL16
1MHz (Default setting)	499ohm




From EC  
High active.  
EN threshold voltage min:1.2V typ:1.6V max:2.0V  
Current limit threshold 1.5~2.8A  
+3V\_LAN Rising time must >0.5ms and <100ms





NOTE: Total requirement Cout>=20uF. ESR<50mohm.  
LAYOUT NOTE: Place L11, CL7, CL8, CL9, and close to PHY


PD	SEL	Function
L	L	Ax to Bx; LEDAx to LEDBx
L	H	Ax to Cx; LEDAx to LEDCx
H	X	Hi-Z




#### LAN Switch








## Wireless LAN



### 3.1.8.1.3.1.7.1. UART Wakeup

The UART power management protocol supports the following 4-wire and 5-wire interfaces:

- ❑ **RDYN\_UART\_RXD** (Input): Receive Data
- ❑ **RTN\_UART\_TXD** (Output): Transmit Data
- ❑ **UART\_RTS** (Input): Request to Send (Host Flow Control)
- ❑ **UART\_CTS** (Output): Clear to Send (Device Flow Control)
- ❑ **Host Wake-Up** **UART\_WAKE#** (Output): Host wake-up line is optional in case the host support in-band wake-up


NGFF WL+BT+WIGIG (KEY E)



### WiGig/WLAN/BT Combo Host Pin Configuration


W00H	Pin	Standard Definition	M2 CONNECTOR	Standard Definition	Pin	W00H
VCC0_V3V	74	3.3V		GND	75	GND
VCC0_V3V	72	3.3V		REFLUN1	73	11mV PE REFLUN
11mV PE WAKEN	70	PEWAKE#		REFLUN1	71	11mV PE REFLUN
11mV PE CUREQIN	68	CUREQIN#		PE1n1	69	11mV PE PERSTN
11mV PE PERSTN	66	PERSTN#		PE1P1	67	11mV PE PERSTN
11mV J1MS	64	Reserved		GND	65	GND
11mV J1D1	62	ALERT1		PER1n1	63	11mV PE Z0P0
11mV J1D0	60	CLK CLK		PE1P0	61	11mV PE Z0P0
11mV J1C1	58	CLK CLK		PE1n0	59	11mV PE Z0P0
EDGE W05ABLE#1	56	W05ABLE#		PEWAKE#	55	11mV PE WAKEN
EDGE W05ABLE#1	54	W05ABLE#		CUREQIN#	53	11mV PE CUREQIN
11mV PE PERSTN	52	PERSTN#		GND	51	GND
SUSCLK	50	SUSCLK(12MHz)		REFLUN0	49	11mV PE REFLUN
NC	48	CORE1		REFLUN0	47	11mV PE REFLUN
NC	46	CORE1		PE1n0	45	11mV PE PERSTN
NC	44	CORE0		PE1P0	43	11mV PE PERSTN
11mV PE R0P1	42	Reserved		PE1P0	41	11mV PE T0P
11mV PE R0P1	40	Reserved		GND	39	GND
GND	38	Reserved		PER0n0	37	11mV PE R0P0
11mV PE T0P1	36	NC		PER0n0	35	11mV PE R0P0
11mV PE T0P1	34	NC		GND	33	GND
NC	32	NC		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
11mV J1RST1	26	NC		NC	23	NC
NC	24	NC		NC	21	NC
NC	22	NC		NC	19	NC
GND	12	GND		NC	17	NC
EDGE LED0	10	LED0		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		GND		GND
NOTCH		LED#		GND		GND
EDGE LED1	6	LED#		USB D+	5	11mV USB DREQ
VCC0_V3V	4	3.3V		USB D+	3	11mV USB DPOB
VCC0_V3V	2	3.3V		GND	1	GND





















TPM




KB Conn.




KB Backlight Conn




ON/OFF BTN




Lid Switch/B (Hall Effect Switch)




TP Conn.




CardReader Board




FP Board




Function Board




FAN Conn




WIFI Stand off






3G Stand off





SSD Stand off



FAN Stand off




locate MB




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	<b>C4PB1/C5PB1 LA-E591P</b>
				Date:	Thursday, December 15, 2016
				Sheet	46 of 64
				Rev	1.0


## DC & VGA Interface




## For Power Off Sequence





**+3VS to +3VSDGPU\_AON for GPU**



**+3VS to +3VSDGPU\_MAIN for GC6-2.0**






**+3VALW to +3VM for Intel AMT**  
**20mil(68mA)**




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NOTHING IN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface				
				Size	Document Number			Rev
				Customr	C4PB1/C5PB1 LA-E591P			1.0
				Date:	Thursday, December 15, 2016		Sheet	47

2015/7/8  
PD101 and PD102 SCS00002F00 change to SCS00002M00




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	PWR DCIN / Pre-charge
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				C4PB1/C5PB1 LA-E591P	1.0
				Date: Thursday, December 15, 2016	Sheet 48 of 64




PH1 under CPU botten side :  
CPU thermal protection at 93 +-3 degree C  
Recovery at 56 +-3 degree C

**2015/07/09 update**


For KB9022 sense 20mΩ	Active	Recovery
65W PR206 19.1K ohm SD034191280	84.5W, 0.61V	65W, 0.47V



T202 T201 must close to PH201







PC203 must close to EC pin






EN1 and EN2 don't floating



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/11/10				Title			
				Deciphered Date				PWR-3.3VALWP/5VALWP			
				2016/11/10				Document Number			
								C4PB1/CSPB1 LA-E591P			
								Date			
								Thursday, December 15, 2016			
								Sheet			
								51 of 64			

# Module model information


RT8207M\_V1.mdd For Single layer  
RT8207M\_V2.mdd For Dual layer






# Module model information

SY8032\_V2.mdd




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	SY8032
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	CAPB1/CSPB1 LA-E591P
				Date:	Thursday, December 15, 2016
				Sheet	54 of 64
				Rev	1.0








Total VCORE Output Capacitor:  
2015/07/09  
22uF 0603 28PCS  
1uF 0201 35PCS  
UNPOP 0603 8PCS, 0201\_3PCS, 330uF\_R9\_2PCS





20150709  
D2\*1 22uF 0603\*30 1uF 0201\*9  
unpop: 22uF 0603\*8 1uF 0201\*11



1u 0201 SE000000U200比較貴,  
故改1u 0201 SE000000UC00.


20140703  
22uF 0603\*6 1uF 0201\*7  
unpop: 22uF 0603\*8




$$\begin{aligned} V_{FB} &= 0.6V \\ V_{out} &= 0.6V * (1 + R_{up}/R_{down}) \\ V_{out} &= 0.6V * (1 + (30.9/20)) = 1.527 \end{aligned}$$

# Module model information

SY8032\_V2.mdd



Note:  
When design Vin=5V, please stuff snubber  
to prevent Vin damage


$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

$$= 0.6V * (1 + (7.68/10)) = 1.061 \quad (1.01\%)$$

$$I_{max} = 0.77A, I_{peak} = 1.1A, I_{ocp} = 3.5A$$

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	SY8032
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	CAPB1/CSPB1 LA-E591P
				Date:	Thursday, December 15, 2016
				Sheet	59 of 64
				Rev	1.0

PSI :  
1 phase with DEM 0V to 0.8V  
1 phase with CCM 1.2V to 1.8V  
2 phase with CCM 2.4V to 5.5V  
EN High Threshold = 1.6V




PWM-VID Spec and component Values


PWM-VID Spec	Config B	Config C	Config D
Vmin	0.6V	0.65V	0.9V
Vmax	1.2V	1.15V	1.15V
Vboot	0.9V	0.9V	1.028V
Voltage step	6.25mV	25mV	12.5mV
N of Voltage level	96	20	20
Rrefadj	PR	20K	39K
Rref1	PR	20K	30K
Rboot	PR	2K	3K
Rref2=PR1209+PR1212	PR	18K	24K
	PR	0	3K
C	PC	2.7nf	1.8nf
			5.6nf

N16S-GT  
N16V-GM

+VGA\_CORE




+VGA\_CORE




+VGA\_CORE

Near GPU Core



N16S-GT EDP continuous:26A peak: 51A  
L side Rds(on): 2.7mohm(Typ), 3.3mohm(Max)  
Idsm: 70A@Ta=25C, 40A@Ta=70C  
CHOKE:0.22uH, DCR 0.98m ohm, L/2 over 65A  
FSW = 450Khz  
(R=332K-->450Khz)  
Imax=35A  
Ipeak=51A  
OCP = 63A  
OVP=1.9 (min) , 2.1mohm(Max)



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2016/11/10	
2014/11/10		2016/11/10		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SMBUS Routing Table		Rev 1.0	
Size Custom		Document Number		C4PB1/C5PB1 LA-E591P	
Date:		Thursday, December 15, 2016		Sheet 61 of 64	

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PIR</b>	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>C4PB1/C5PB1 LA-E591P</b>	Rev 1.0
				Date: Thursday, December 15, 2016	Sheet 62 of 64



BAD40 ->P6

- 0721
- 1. Modify RAM Flag for New on Onboard RAM, need to create new x76 level
  - 2. Add NET DDR\_A\_BG1 for DDR4 DDP .
  - 3. Add RU178, RU179 for NET DDR\_A\_BG1 to select SDP or DDP
  - 4. DDR\_A\_BG1\_R Connect to +0.6VS\_VTT with PR24.2
  - 5. RC38 adds new value 121\_0402\_1 for DDP.
  - 6. ON Board RAM(U2~U5) PIN T7 Connect to GND for DDP.
  - 7. Add RU174~RU177 to select SDP or DDP
  - 8. Remove SAMSUNG 4G SA00008Z000 RAM
  - 9. R625, R626 change to POP
  - 10. USE JNGFF1.56 for Debug Signal "E51TXD\_P80DATA"
  - 11. IO Board power change to +3VALW
  - 12. U5004's 3V power changes to +3VALW
  - 13.Board ID changes to 0ohm for EVT
  - 14.Add JUMP J38 for 3VALW output of U5009
  - 15. add +3VALW discharge circuit, use Q2021
  - 16. Change short pad to 0ohm
- RL1,RL5,RL6,RL8,RL13,RC19,RC20,RD45,RD46,RD47,RC77,RC114,RC140,RC141,RC143,RC154,RC156,RC161,RC162,RC163,RC167,RC168,RC169,RC171,RC172,RC173,RC175,RC186,RC187,RC188,RC197,RC198,RC208,RC238,RC245,R407,R440,R441,R442,R546,R550,R664,R666,R872,R873,R926,R927,R2023,R4936,R4938,R4951,R4953,R4956,R514,R5193,R5209,R5210,R5235,RC12,RC148,RC149,RC152,RC164,RC176,RC190,RC192,RC209,RC229,R514,R645,R1580

- 0725
- 1. Use single RES RU180 to connect between DDR\_A\_BG1\_R and +0.6VS\_VTT instead of RP24
  - 2. add new circuit Q2022 for 3VALW's discharge, Q2021 is still keeps for 3VS

- 0725a
- 1. add new signal EC\_PD\_HRESET between EC and PD, and two RES R5262, R5263
  - 2. Remove JP38

- 0729
- 1. Change R486, R487 to SM010009U00

- 0801
- 1. Delet net RP24.7

- 0802
- 1. Add C5252, C5253 for ESD

- PVT
- 0919
- 1. Change below item to 0 ohm
- R1580,R2023,R407,R440,R441,R442,R4936,R4938,R4951,R4953,R4956,R514,R5193,R5209,R5210,R5235,R546,R550,R645,R664,R666,R872,R873,R926,R927,RC114,RC12,RC140,RC141,RC143,RC148,RC149,RC152,RC154,RC156,RC161,RC162,RC163,RC164,RC167,RC168,RC169,RC171,RC172,RC173,RC175,RC176,RC186,RC187,RC188,RC19,RC190,RC192,RC197,RC198,RC20,RC208,RC209,RC229,RC238,RC245,RC77,RD45,RD46,RD47,RL1,RL13,RL5,RL6,RL8,

- 0921
- 1. RTD3\_CIO\_PWR\_EN\_R and RTD3\_USB\_PWR\_EN\_R Pull High from +3VS\_TBT to +3.3V\_TBT\_SX
  - 2. PD\_IRQ#Pull High from 3VS to 3VALW
  - 3. Add RC251 and RC252 for YC1 part
  - 4. Chage RC148 RC198 to Bead
  - 5. Change R5140 from 100K to 10K
  - 6. Change R5150 and R5151 from 100K to 1M
  - 7. Change Q2019 and Q2020 control single from 3VS to 3VS\_TBT
  - 8. Add D2013 for +HDMI\_5V\_OUT
  - 9. Change C2536 and C2537 from @ to POP
  - 10.add CC110 and CC118 for Intel's suggestion

- 0922
- 1. Change RTD3\_CIO\_PWR\_EN\_R and RTD3\_USB\_PWR\_EN\_R default setting from high to low
  - 2. Change R5135 BOM Structure from TBT@ to @

- 0922a
- 1. Change R5170.1 power plan from +3.3V\_TBT\_SX to +3.3V\_FLASH

- 0929
- 1. Change Board ID to 12K
  - 2. Change C5108, C5109 from 20P to 12P

- 0929a
- 1. Update Power Schematic

- 1006
- 1. change YC2 to SJ10000PW00
  - 2. add X76713BOL04 for NEW Hynix E-die VRAM
  - 3. change U5004 part number to SA00009YL70

- 1007
- 1. Change R1580 to JUMP for 5V 3A for satisfaction
  - 2. Import PWR 1007a Schematic

- PreMP
- 1216
- 1.change R5196 to TBT@ and R5204 to @
  - 2.change value of R5260 to 470ohm
  - 3.change the Gate Input of Q2019 Q2020 from +3VS\_TBT to +3VS
  - 4.Board ID R4903 change to 15K

- 1226
- 1. add R5266, R5267 and pull down to GND

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2016/07/29	Deciphered Date	2016/07/29	Title	HW PIR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPPA CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	CAPB1/C5PB1 LA-E591P		Rev	1.0
				Date:	Monday, December 26, 2016		Sheet	63

DDR4 On Board RAM

X76713BOL03 Hynix	X76713BOL01 micron 4G	X76713BOL02 micron 8G
<div><div>U2</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div> <div><div>U3</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div> <div><div>U4</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div> <div><div>U5</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div>	<div><div>U2</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div> <div><div>U3</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div> <div><div>U4</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div> <div><div>U5</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div>	<div><div>U2</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div> <div><div>U3</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div> <div><div>U4</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div> <div><div>U5</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div>

VRAM

X76614BOL54 Hynix	X76614BOL58 SANSUNG	X76713BOL04 Hynix E-die
<div><div>U2004</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div> <div><div>U2005</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div> <div><div>U2006</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div> <div><div>U2007</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div>	<div><div>U2044</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div> <div><div>U2005</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div> <div><div>U2006</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div> <div><div>U2007</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div>	<div><div>U2004</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div> <div><div>U2005</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div> <div><div>U2006</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div> <div><div>U2007</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div>

SATA Redriver

X76525BOL51 TI	<del>X76525BOLXX</del> Parade	X76525BOL52 Parade
<div><div>U1</div><div>SN75LVCP601RTJR SA00003ZX00</div><div>X76SATATI@</div></div> <div><div>R11</div><div>4.99K +-1% 0402 SD034499180</div><div>X76SATATI@</div></div>	<div><div>U1</div><div>PS8527CTQFN20GTR2-A2 SA00007JU10</div><div>X76SATAPAR@</div></div> <div><div>R18</div><div>4.7K +-5% 0402 SD028470180</div><div>X76SATAPAR@</div></div> <div><div>R11</div><div>7.5K +-5% 0402 SD028100280</div><div>X76SATAPAR@</div></div>	<div><div>U1</div><div>PS8527CTQFN20GTR2-A1 SA00007JU00</div><div>X76SATAPARa@</div></div> <div><div>R18</div><div>4.7K +-5% 0402 SD028470180</div><div>X76SATAPARa@</div></div> <div><div>R11</div><div>7.5K +-5% 0402 SD028100280</div><div>X76SATAPARa@</div></div>

X4EA5TBOL01 includes EMC@, EMI@ and ESD@

ZZZ



SMT EMC EE AE591 C4PB1  
X4E@EMC  
X4EA5TBOL01

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title	X76 Level Note
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJEEV'S CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date:	Friday, December 16, 2016
				Sheet	64 of 64